



FIGURE 1


52 VDDH → 42




44 High H-shift Register



Column Reset Circuit



Open-drain NAND P Channel Test Array



46 Low H-shift Register

V_{DD} V_{EE}

FIGURE 2A

36

14




FIGURE 2B

FIGURE 3A
T 3039060




FIGURE 3A

FIGURE 3B





FIGURE 3C









FIGURE 4



(SiNx passivation)





Patterned such that it covering only
the pixel arrays when displayed formed.

FIGURE 6

FIGURE 7
T 9099060




FIGURE 7

8642400 - T2003060




FIGURE 8




FIGURE 9




FIGURE 10

SINGLE RED PIXEL




FIGURE II A

INTERMEDIATE COLOR (RGB mix) ex: YELLOW

B R G B R G B R G

CLEAR

CONTROL

BLACK

CLEAR

FLASH

FLASH

FLASH

FLASH

FLASH

SEL T₁

BLACK

CLEAR

SEL T_L

BLACK

- PIXEL T_L IS DELAYED By 3ms BECAUSE OF WRITE TIME

FIGURE 11B




FIGURE 12A




FIGURE 12 B

DISPLAY TECHNOLOGY

V_{com} MODULATION




FIGURE 12c






FIGURE 12D

FIGURE 13



WRITE VIDEO → WAIT LINE DURING FIELD → RESET




FIGURE 14




FIGURE 15A

3645240-1240-000000000000




FIGURE 15B




FIGURE 15C




FIGURE 15D




FIGURE 15E




FIGURE 15F




FIGURE 15G






FIGURE 16

Normal Operation :



During Power Off :
Power (V_{DD})



Due to R_{Lc}





FIGURE 17

FIGURE 18






FIGURE 19




Figure 20




FIGURE 21A

FIGURE 21C

DECODED - OPTICAL






FIGURE 21B

FIGURE 21D




FIGURE 21E

Patent No. 5,000,000




FIGURE 22




FIGURE 21G




FIGURE 21F




FIGURE 21H




FIGURE 21I

FIGURE 21J

190

192

191




FIGURE 21K

2025 RELEASE UNDER E.O. 14176




FIGURE 23A




FIGURE 23B




FIGURE 24A




FIGURE 24B




FIGURE 25A




FIGURE 25B




FIGURE 25C

0909010101010101




FIGURE 26




FIGURE 27A




FIGURE 27C

0000000000000000




FIGURE 27D





FIGURE 28B




FIGURE 28C

65-2410-19099060




FIGURE 28D

FIGURE 29Aa




FIGURE 29Ab





FIGURE 29Ba




FIGURE 29Bb

0909090909090909




FIGURE 29C

0906061 · 042498




FIGURE 30B

004210-19099060




FIGURE 30C




FIGURE 30D




FIGURE 30E




FIGURE 30F




FIGURE 30G

00000001 - 047400

00000000000000000000000000000000




FIGURE 30H




FIGURE 30I

090601-042498




FIGURE 30J

20150107-T0093060




FIGURE 31A




FIGURE 31B

09066061 - 042498

09056064 - 012436




FIGURE 31C

2016-10-10 10:59:06




FIGURE 31D




FIGURE 31E

0900601 - 014549




FIGURE 32A




FIGURE 32B




FIGURE 32C

2016-04-14 09:00:00 - 0442400




FIGURE 32D




FIGURE 32E




FIGURE 33A

8642410 - T9099060




FIGURE 33B

09065064 - 0424928




FIGURE 34A




FIGURE 34B




FIGURE 34C

8542470 - T30099060

09066061 - 04-24-98




FIGURE 34D